Abstract
Introduction
In modern SoC designs, embedded memory has become an important building block and has a great influence on the area and yield of a System-on-Chip (SoC) device. The ITRS'03 predicts that by the year 2016, ninety five percent of the total area of a SoC device will be occupied by memory [3] . With the continuous speed scaling, increase area and the increase in cost of automatic test equipment (ATE) characterization of embedded memory has become an important issue. Recently, techniques for characterising embedded memories have been proposed [1, 4] . The architectures proposed in [1] and [4] have targeted memory access time measurements and setup and hold times only. This limits the application of such architectures where more time measurement parameters are needed to be obtained. We present a standalone timing measurement architecture that can be incorporated with embedded memory to obtain most timing measurement parameters without the need of additional circuitry or circuit duplication. Furthermore, linearity is a key issue in time measurement architectures, as it has an impact on resolution and dynamic range. This paper analyzes the performance of current Time-to-Voltage Converters (TVCs) and integrates a current steering Time-to-Voltage Converter (TVC) architecture that has improved linearity and dynamic range as compared to previous designs. This paper is organised as follows. Section 2 introduces the principles of the proposed time measurement architecture for characterizing embedded memories. The features of the main circuit components are described here. Section 3 presents simulation results of the proposed architecture and finally in section 4 conclusions and future work are given.
Proposed Architecture
Various techniques for time measurement have been proposed [2, [5] [6] [7] [8] . We have chosen the TDC method because of its simplicity and high resolution capability. Figure 1 depicts the proposed time measurement architecture. The circuit is composed of three parts, a programmable interface block, a time-to-voltage converter and a digital processing block to generate an N-bit digital output code. In order to configure the time measurement circuit, two pins: mode0 and mode1 are programmed. The modes of operation are shown in Table 1 . The programmable interface block (PIB) consists of seven dynamic switches, a rail-to-rail comparator and some control logic. Internal references VrefH, VrefM and VrefL are generated internally via a bandgap reference. As the current design is targeted for a 1.8V 0.18µm process the reference voltages are currently 1.62V, 0.9V and 180mV respectively. In order to facilitate a rise time measurement, switches sw<1> and sw<4>, as shown in Figure 2 , are closed in order for the comparator to compare the input rising signal with the applied VrefL. As soon as the output of the comparator goes high, both switches sw<3> and sw<6> turn on and sw<1> and sw<4> turn off. This now allows the comparator to compare the input voltage with VrefH. When the input voltage crosses the VrefH reference voltage, the output of the comparator goes low. The output of the comparator passes through a switch that is opened by the high to low transition of the comparator output to form a single pulse that represents the time duration of the rising edge of the input voltage. This pulse is then converted into a voltage by the use of a Time-to-Voltage Converter (TVC) which is described in section 2.2. Finally, a digital processing block generates an N-bit digital output code. A fall time measurement is achieved in a similar way but the references VrefH and VrefL are reversed. For pulse width measurements switches sw<0> and sw<4> are used first and then switches sw<3> and sw<5> to compared the Vin1 input with VrefM, and for propagation delay measurements switches sw<0> and sw<4> are used and then sw<2> and sw<5>, so that Vin1 and Vin2 can be compared with VrefM.
High Speed Comparators
The comparator is a very important part of any time measurement architecture. In order to achieve 10% and 90% rise and fall time measurements a comparator must have a wide input common mode range (CMR) [2] . A schematic of a rail-to-rail clocked comparator is shown in Figure 3 [9] . The transistor sizes are shown in 
Time-to-Voltage Conversion
The TVC is based on the dual-slope technique of charging up a capacitor C, in a time interval T 1 using a constant current source, I ch , and discharging it at a slower time interval T2 using another constant current source I dis . This technique is widely used in time measurement architectures [2, 4, 10] . The timing parameters can be calculated as follows. During the charging phase of the TVC, the voltage at the integration capacitor is given by:
During the discharge phase the capacitor voltage is given by: 
As can be seen in equation (5), the input measurement, ∆T 1 , is a function of the ratio of the discharging current, I dis and the charging current, I ch . Therefore the accuracy of the currents, I ch and I dis , has little effect on the accuracy of the measurement and temperature effects can be minimised by current layout techniques of current mirrors. A number of circuits have been proposed to implement the TVC [1, 4, 10] . Figure 5 shows a simplified view of the current implementations. In this section we compare the performance of each circuit and propose an improved architecture. Configuration 5(a) is based on an integrator, where the capacitor C int is charged and discharged by SW dis . Configuration 5(b) and 5(c) are very similar in that when switch S1 is closed, they both use a constant current source, I1, to charge up the capacitor, C. The resulting voltage ramp is directly proportional to the time and the voltage across the capacitor, V c , is given by equation (6).
When switch S2 is closed and switch S1 is opened, the capacitor discharges. The difference is that Figure 5 This non-linearity arises because when switch, S1, is open, the voltage at node (x) is at VDD, but when S1 closes, this voltage rapidly falls to zero. This requires charge redistribution in the transistors of the current source which leads to a transient current in excess of the steady-state current. In order to avoid this, the current from the current source maybe diverted through a second switch while S1 is open. Figure 7 shows such a circuit. This type of circuit is often used in PLLs [11] but we have used it in our TVC to achieve better linearity and dynamic range. It uses a complementary input to steer the charging current through transistor M3 when M4 is open. Thus holding node (x) stable and preventing the gate of M9 being pulled down due to charge flowing through the gate-drain capacitance. A similar switching scheme is used for the discharging current. Simulations of the current steering TVC and the commonly used configuration 5(b) are shown in Figure 8 . As can be seen from the simulations the current steering TVC has better linearity and dynamic range compared to that of configuration 5(b).
Simulation Results
To verify the proposed time measurement architecture, the design was implemented using a 0.18µm CMOS process. The core architecture is 110µm x 75µm. The charging and discharging currents are I ch = 41.3µA and I dis = 8.5µA. Figure 9 shows the simulation results of the proposed architecture. Signal1 and Signal2 have a propagation delay time of 950ps. The capacitor voltage shows good linearity brought about by incorporating the current steering TVC which has improved linearity and dynamic range compared to previous configurations. The digital output code D0-D3 generated by the digital processing block was 1001 2 = 9 10 . Using equation (5) This gives an error of 2.42 percent. The main cause of this error is the programmable input block, where a delay is introduced by the propagation delay of the comparator and the input switches. Table 3 shows the results of the different measurements made using this self contained architecture. The clock frequency of the counter is set to 2 GHz. This gives a measurement timing resolution of 103ps
Conclusions and Future Work
In this paper, we have presented a novel standalone programmable time measurement architecture that facilitates memory characterization that is capable of measuring four timing parameters. Simulations using transistor models based on a 0.18µm CMOS process show that measurements are capable with a resolution of 103ps. It has been shown that it is possible to develop an architecture that is small and capable of measuring a number of timing parameters and have better linearity and dynamic range through the careful section of TVC and comparator. Although current compensation techniques show good results our future work will concentrate on the compensation of the measurement error caused by the input stage.
